Difference: LHCbCaloTell1 (18 vs. 19)

Revision 192009-06-10 - StephaneTJampens

Line: 1 to 1
 
META TOPICPARENT name="LHCbCalo"

HOW TO TELL1 board [information for the calo piquet]

Line: 167 to 167
 
  • Once done, the FSM state switches back to NOT READY.
  • Do Configure the given tell1 board to check that everything is ok.
Changed:
<
<

Spy Memories:

>
>

Spy Memories

  The CALO tell1 firmware contains spy memories in the PP-FPGA [size: 256 words - 1 CROC event: 34 words (1 header - 1 ctrl word and 32 data words)] on the ORx outputs which allow to read what was received by the CROC before any treatment of the data.
Line: 209 to 209
 

Data format

Added:
>
>
_Input Format (CROC)_

34 words: 1 header word + 1 control word + 32 data words

11 FE Crate(5b) FE Card(4b) P(1b) L0EvtID(10b) BX ID(10b)
10 FE Crate(5b) FE Card(4b) P(1b) Control word(20b)
01 FE Crate(5b) FE Card(4b) P(1b) Data 0(20b)
01 FE Crate(5b) FE Card(4b) P(1b) ...
01 FE Crate(5b) FE Card(4b) P(1b) Data 31(20b)

EHCAL Data:

Trigger(10b) ADC(10b)

PSSPD Data:

Trigger 0(2b) ADC 0(8b) Trigger 1(2b) ADC 1(8b)

_MEP Data Format_

  MEP.png

MEPHeader.png

Line: 219 to 239
 
Added:
>
>
_EHCAL ZS Data Format_

EHCALDataFormat.png

_PSSPD ZS Data Format_

PRSDataFormat.png

Control word(9b): (General Error = Error Link OR Error Synchro)

CTRL(2b) Error Link(1b) Error Synchro(1b) TTYPE(4b) General Error(1b)

TTYPE (ODIN board):

Trigger Type Encoded Priority
Reserve 000 (0x0) -
Physics 001 (0x1) 1
Auxiliary 010 (0x2) 2
Random 011 (0x3) 3
Periodic 100 (0x4) 4
NZS 101 (0x5) -
Timing 110 (0x6) 5
Calibration 111 (0x7) 6

_Error Bank Format_

ErrorBank.png

Header Bank Length(16b) Bank ID(0x8E00)(16b)

Link0 0 Error Synchro(1b) Error Link(1b) FE Crate(5b) FE Card(4b) FE L0EvtID(10b) FE BXID(10b)
Link1 0 Error Synchro(1b) Error Link(1b) FE Crate(5b) FE Card(4b) FE L0EvtID(10b) FE BXID(10b)
Link2 0 Error Synchro(1b) Error Link(1b) FE Crate(5b) FE Card(4b) FE L0EvtID(10b) FE BXID(10b)
Link3 0 Error Synchro(1b) Error Link(1b) FE Crate(5b) FE Card(4b) FE L0EvtID(10b) FE BXID(10b)

bank_length : 168[0xA8] bytes,42[0x2A] words

 

ORx input links

Each PP-FPGA receives up to 4 optical links.

Line: 423 to 470
 
META FILEATTACHMENT attachment="D3barrack.png" attr="" comment="" date="1215019027" name="D3barrack.png" path="D3barrack.png" size="108582" stream="D3barrack.png" user="Main.StephaneTJampens" version="2"
META FILEATTACHMENT attachment="MEP.png" attr="" comment="" date="1215420954" name="MEP.png" path="MEP.png" size="6178" stream="MEP.png" user="Main.StephaneTJampens" version="1"
META FILEATTACHMENT attachment="MEPHeader.png" attr="" comment="" date="1215421065" name="MEPHeader.png" path="MEPHeader.png" size="11956" stream="MEPHeader.png" user="Main.StephaneTJampens" version="1"
Added:
>
>
META FILEATTACHMENT attachment="EHCALDataFormat.png" attr="" comment="" date="1244649442" name="EHCALDataFormat.png" path="EHCALDataFormat.png" size="12592" stream="EHCALDataFormat.png" user="Main.StephaneTJampens" version="1"
META FILEATTACHMENT attachment="ErrorBank.png" attr="" comment="" date="1244649466" name="ErrorBank.png" path="ErrorBank.png" size="15450" stream="ErrorBank.png" user="Main.StephaneTJampens" version="1"
META FILEATTACHMENT attachment="PRSDataFormat.png" attr="" comment="" date="1244649486" name="PRSDataFormat.png" path="PRSDataFormat.png" size="14374" stream="PRSDataFormat.png" user="Main.StephaneTJampens" version="1"
 
This site is powered by the TWiki collaboration platform Powered by PerlCopyright & 2008-2019 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback