• Primary DMA Control
    • File: Stage1/PrimaryDMAControl/PrimaryDMAControl.vhd
    • Entity: PrimaryDMAControl
    • Status: Working
    • Description: The Primary DMA Control sets up a DMA of the PCIe core. It transfers the data from the buffer memory to the host memory. The Free Page FIFO provides the address of the next free page of memory in the host system. Information about the packet in the buffer memory is read from the Used FIFO (via the Used FIFO Arbitration). Each packet in the buffer memory is transferred to a separate page in the host memory. On completion of the DMA some information is written to the DMA done FIFO giving a summary of the transfer.
Edit | Attach | Watch | Print version | History: r1 | Backlinks | Raw View | WYSIWYG | More topic actions
Topic revision: r1 - 2010-03-29 - BarryGreen
    • Cern Search Icon Cern Search
    • TWiki Search Icon TWiki Search
    • Google Search Icon Google Search

    CALICE All webs login

This site is powered by the TWiki collaboration platform Powered by PerlCopyright & 2008-2020 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback