1. Send a Powerup reset. This reset has to present for more than 1 ms in order to reset all register.
  2. Switch off the 2,5 V and Gol chip. Wait a little (ca. 1 ms).
  3. Switch on the 2,5 V. Wait a little (ca. 1 ms).
  4. Switch on the Gol chip. Wait a little (ca. 1 ms).
  5. Send a Powerup reset.
  6. Send a L0-reset.
  7. program the chips via IC.
  8. Send a L0-reset.
  9. Send a Evcnt-reset.
  10. Send a BXcnt-reset.

The last two points can be switched but should be send at least once. The last three points should be performed on every start of a run. After this all the counters on the chips should all have the same value. Note that no triggers should be sent during this procedure.


  • Skipping the Powerup reset may cause different counter values although the corresponding reset has been issued.

  • If the Latency register of the OTISes have different values, the BXcnt can differ after a BXcnt-reset for several cycles during simultaneously send consecutive triggers.
Edit | Attach | Watch | Print version | History: r3 < r2 < r1 | Backlinks | Raw View | WYSIWYG | More topic actions
Topic revision: r3 - 2007-10-29 - StephenWotton
    • Cern Search Icon Cern Search
    • TWiki Search Icon TWiki Search
    • Google Search Icon Google Search

    LHCb All webs login

This site is powered by the TWiki collaboration platform Powered by PerlCopyright & 2008-2020 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback