TWiki> LHCb Web>LHCbRICH>RichUpgrade>RichUpgradeElectronics (2018-11-28, PhilipJohnGarsed) EditAttachPDF

Review

Digital Board

Production testing

Datasheets

Websites

Sketches

Power supply

Device power dissipation

Section Operating voltage(s) (V) Operating current(s) (mA) Power consumption per rail per unit (mW) No. units Total Source
Kintex - 7 1 1088 1088 3 3264 Very rough estimate using Xilinx calculator*
Kintex - 7 1.5 445 667.5 3 2003 "
Kintex - 7 1.8 53 95.4 3 286 "
Kintex - 7 2.5 2 5 3 15 "
Transmitter GBTXs 1.5 638 957 6 5742 GBTx power consumption and TID document**
Receiver GBTXs 1.5 968 1452 1 1452 GBTx power consumption and TID document**
FEBs 2.5 51.2 128 8 1024 2 mW per channel (estimated)
FEBs 3.3 0 0 8 0 Not currently required (pending ALDO...)
VTRX 2.5 140 350 1 350 Versatile link application note***
VTTX 2.5 200 500 3 1500 Versatile link application note

*Assuming 100% usage of BRAM, LUT, FF. Logic and BRAM clocked at 80 MHz. 9 LVDS in, 14 out, clocked at 320 MHz for Kintex-7 XCK160T in FBG676 package

**Radiation effects on power consumption are assumed small based on additional evidence presented on page 4 of https://indico.cern.ch/event/490512/contribution/0/attachments/1225205/1795163/LHCb_upgrade_elect_110216.pdf

***Power dissipation of GBT-SCA is <50 mW, so has been neglected in this analysis

Overall current rquirements

Small MaPMT board (8 x 30 mm devices per digital board| 2 x digital boards per 4 elementary cells

Supply rail (V) Total output current required (A) Number of FEASTMP Approx. efficiency Notes
1 3.26 1 69% FPGA core supply
1.5 4.80 2 74% GBTX and GBT-SCA supply
1.8 0.55 1 80% FPGA core supply
2.5 1.16 1 85% FEB, GBT-SCA and VTxX supply
3.3 Unknown <=1 87% Uncertain if needed (possible ALDO supply)

Input current requirements
Estimated input current @ 5v in (A) 3.82
Estimated input current @ 7v in (A) 2.73
Recommended minimum input connector and cable current rating (A) 4.5

Large MaPMT board (4 x 60 mm devices per digital board| 1 x digital board per 4 elementary cells)"

Supply rail (V) Total output current required (A) Number of FEASTMP Approx. efficiency Notes
1 2.17 1 74% FPGA core supply
1.5 3.52 2 78% GBTX and GBT-SCA supply
1.8 0.36 1 80% FPGA core supply
2.5 0.75 1 85% FEB, GBT-SCA and VTxX supply
3.3 Unknown <=1 87% Uncertain if needed (possible ALDO supply)

Input current requirements
Estimated input current @ 5v in (A) 2.55
Estimated input current @ 7v in (A) 1.82
Recommended minimum input connector and cable current rating (A) 3.0

-- Published by StephenWotton - 24 Apr 2014 -- Updated by PhilipJohnGarsed - 2016-02-12 -- Updated by PhilipJohnGarsed - 2016-02-29

Edit | Attach | Watch | Print version | History: r11 < r10 < r9 < r8 < r7 | Backlinks | Raw View | WYSIWYG | More topic actions
Topic revision: r11 - 2018-11-28 - PhilipJohnGarsed
 
    • Cern Search Icon Cern Search
    • TWiki Search Icon TWiki Search
    • Google Search Icon Google Search

    LHCb All webs login

This site is powered by the TWiki collaboration platform Powered by PerlCopyright &© 2008-2021 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
or Ideas, requests, problems regarding TWiki? use Discourse or Send feedback