This procedure describes how to perfom the "slice test", i.e. how to test the set of Control Board channel, TELL1 and cables associated to one VELO slot with a hybrid without a sensor.

The actual test

  1. Provide yourself with a test sheet for the slot you want to test.
  2. Check the already connected cables and establish the missing connections.
  3. Perform the digitisation delay scan.
  4. Analyse the data and derive the optimal timing.
  5. Apply the new settings to the TELL1.
  6. Perform the cable test
  7. Take a data file with test pulses.
  8. Take a data file without test pulses.
  9. Analyse the data.
  10. Turn off the Beetles and the Repeater Board if no further investigations are necessary.
  11. Fill in the test sheet.
  12. Leave an entry with all the results in the ELOG: http://lbweb01.cern.ch/Velo+PCB+tests.

Detailed explanations

  1. Check and connectorisation of the cables
  2. PVSS operation of the system
  3. Running the eventbuilder
  4. Digitisation delay scan
  5. Data analysis

In case of problems

Call an expert: phone list

Edit | Attach | Watch | Print version | History: r8 < r7 < r6 < r5 < r4 | Backlinks | Raw View | WYSIWYG | More topic actions
Topic revision: r8 - 2008-02-14 - ArasPapadelis
 
    • Cern Search Icon Cern Search
    • TWiki Search Icon TWiki Search
    • Google Search Icon Google Search

    LHCb All webs login

This site is powered by the TWiki collaboration platform Powered by PerlCopyright & 2008-2019 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback