TELL1 patching on the DAQ network

This list is neither exhaustive nor guarranteed to be up-to-date. It collects information about "problematic" TELL1s, needed for painful, low-level debugging. When you cable, one of those TELLs, be kind to your fellow DAQ expert and make an effort to keep it up-to-date.

TELL Port D3 Port D2 Port Agg
TCATELL02 D3B08/C13 D2E04/E17 H12

TELL1 with only 2 Data links

Because of the addition of boards after main cabling was done in D2/D3, 4 Tell1s in Rack D3A04 have only 2/4 links to the data networks.

They are boards in crate D3A04F42, in slots 9, 14,15,16:

mutella07, tmutellq01, tmutellq02, tmutellq12

And they are patched to :

D3A04D01 to D08, respectively in D2, pp D2D041 in plug 17 to 24

-- GaryMoine - 25 Jan 2008 - Addition of 2nd section

-- NikoNeufeld - 17 Dec 2007

Edit | Attach | Watch | Print version | History: r2 < r1 | Backlinks | Raw View | WYSIWYG | More topic actions
Topic revision: r2 - 2008-01-25 - GaryMoine
 
    • Cern Search Icon Cern Search
    • TWiki Search Icon TWiki Search
    • Google Search Icon Google Search

    LHCb All webs login

This site is powered by the TWiki collaboration platform Powered by PerlCopyright & 2008-2019 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback