ANR FastTrack 2013

imgdd479e4a22e2cb782cedbf499825d9d9.jpg

Welcome to the ANR FastTrack 2013 public web page!

Public documentation

  • Project proposal: document
  • Project start date: 1/2/2014

Internal documentation

List of publications

  • "A Novel Associative Memory Based Architecture for Sequence Alignment”, 2016 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), Chicago, IL, 2016, pp. 473-478. - doi: 10.1109/IPDPSW.2016.21

  • “Characterization of an Associative Memory Chip in 28 nm CMOS Technology”, 2018 IEEE International Symposium on Circuits and Systems (ISCAS) - doi: 10.1109/ISCAS.2018.8351801

  • “Heterogeneous computing system platform for high-performance pattern recognition applications”, 2018 IEEE International Symposium on Circuits and Systems (ISCAS) - doi: 10.1109/MOCAST.2017.7937638

Access control

-- GiovanniMarchiori - 05 Feb 2014

Edit | Attach | Watch | Print version | History: r3 < r2 < r1 | Backlinks | Raw View | WYSIWYG | More topic actions
Topic revision: r3 - 2018-07-27 - GiovanniCalderini
 
    • Cern Search Icon Cern Search
    • TWiki Search Icon TWiki Search
    • Google Search Icon Google Search

    Main All webs login

This site is powered by the TWiki collaboration platform Powered by PerlCopyright &© 2008-2019 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback