The Buffer Control Chip (BCC)

The BCC chip receives as input the main BCO clock @40 MHz and it can deliver a 80 MHz DCLK. It then multiplexes the data coming from the two columns of one hybrid onto a 80/160 MHz data line (depending on the DCLK frequency selected, 40/80 MHz). The BCC has a 5-bit hardware address and one can perform read/write operations on its 16-bit configuration register. The BCC also receives a L1R signal which is de-multiplexed into the reset (RESETB) and trigger (L1) signals to be delivered to the ABCN chips. After a power-reset, the chip is disabled for 512 cycles of the BCO clock.

Some documentation and related links:

BCC configuration

bit Meaning
15 unused
14 80MHz BCO
13 Constant Data Mode
12 -
11 -
10 DCLK enable
9 BCO enable
8 ACLK enable
7 DCLK invert
6 BCO invert
5 ACLK invert
4 SCLK invert
3 80 MHz readout select
2 Quad mode select
[0,1] Data MUX select source

BCC boards

-- SergioGonzalez - 28-Jun-2011

Topic attachments
I Attachment History Action Size Date Who CommentSorted ascending
PDFpdf BCC-Thesis.pdf r1 manage 2197.2 K 2011-06-30 - 13:31 SergioGonzalez  
Edit | Attach | Watch | Print version | History: r7 < r6 < r5 < r4 < r3 | Backlinks | Raw View | WYSIWYG | More topic actions
Topic revision: r7 - 2016-08-26 - SergioGonzalez
 
    • Cern Search Icon Cern Search
    • TWiki Search Icon TWiki Search
    • Google Search Icon Google Search

    Main All webs login

This site is powered by the TWiki collaboration platform Powered by PerlCopyright & 2008-2019 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback